Massive Parallel Processing Opportunities for Data Analytics and Visualization Using CUDA

Carlos Jaime Barrios Hernandez, PhD.

@carlosjaimebh

Supercomputación y Cálculo Cientifico

Universidad Industrial de Santander

http://www.sc3.uis.edu.co @sc3uis



Disclaimer:

This material is ONLY for academic purposes developed by NVIDIA in the context of NVIDIA® CUDA Teaching Program and NVIDIA® CUDA Research Center and the NVIDIA Scientific Program.

Instructors are not official speakers of NVIDIA® Incorporated.

Some of these slides are proposed by Pedro Velho (UFRGS), Michael Lasen (NVIDIA®) and Monica Hernandez (SC3-UIS).



Prerequisites

- You need experience with C
- You don't need GPU experience
- You don't need parallel programming experience (It's not really true, if you have is better!!!)
- You don't need graphics experience

Evolution of Configurable Architecture



GPUs vs CPUs Performance



http://ixbtlabs.com/articles3/video/cuda-1-p1.ht

GPUs vs CPUs



Architectural Systems Facts



SIMD





Massive Parallel Processing (MPP)

- Computer system with many independent arithmetic units or entire microprocessors, that run in parallel
- MPPA is a MIMD (Multiple Instruction streams, Multiple Data) architecture, with distributed memory accessed locally, not shared globally



Microprocessor Trajectory

- Multicore: Execution speed of sequential programs while moving into multiple cores.
- Many-core: Execution throughput of parallel applications.





CPUs and GPUs Design



GPU Graphics Pipeline



From http://developer.nvidia.com/page/home.html

Bottleneck Flow



From http://developer.nvidia.com/page/home.html

Nvidia[™] GeForce[™] 8080 Pipeline



From http://www.nvidia.com/object/cuda_home_new.html

AMD[™] 's RADEON[™] HD2900XT Pipeline



From www.amd.com

TESLA™ Graphics and Computing

Architecture



From http://www.nvidia.com/object/cuda_home_new.html

TESLA™ Graphics and **Computing Architecture** Features • TESLA™ shader processors are fully programmable > Large instructions memory > Cache Instructions > Logic Sequence Instructions • TESLA[™] to non-graphics programs:
 > Hierarchical Parallel Threads > Barrier Synchronization Atomic Operators (Manage Highly Parallel Computing Work)

GPU Architecture: Two Main Components

- Global memory
 - > Analogous to RAM in a CPU server
 - Accessible by both GPU and CPU
 - > Currently up to 6 GB
 - Bandwidth currently up to 150 GB/s for Quadro and Tesla products
 - ECC on/off option for Quadro and Tesla products
- Streaming Multiprocessors (SMs)
 - > Perform the actual computations
 - > Each SM has its own:
 - Control units, registers, execution pipelines, caches



Heterogeneous Computing

Terminology:

- Host The CPU and its memory (host memory)
- Device The GPU and its memory (device memory)





GPU Architecture: Two Main Components

Global memory

- > Analogous to RAM in a CPU server
- Accessible by both GPU and CPU
- > Currently up to 6 GB
- Bandwidth currently up to 150 GB/s for Quadro and Tesla products
- > ECC on/off option for Quadro and Tesla products

• Streaming Multiprocessors (SMs)

- Perform the actual computations
- > Each SM has its own:
 - Control units, registers, execution pipelines, caches



GPU Architecture – Fermi: Streaming Multiprocessor (SM)

• 32 CUDA Cores per SM

- > 32 fp32 ops/clock
- > 16 fp64 ops/clock
- > 32 int32 ops/clock
- 2 warp schedulers
 - > Up to 1536 threads concurrently
- 4 special-function units
- 64KB shared mem + L1 cache
- 32K 32-bit registers





Uniform Cache

GPU Architecture – Fermi: CUDA Core

- Floating point & Integer unit
 - IEEE 754-2008 floatingpoint standard
 - Fused multiply-add (FMA) instruction for both single and double precision
- Logic unit
- Move, compare unit
- Branch unit





GPGPU Accelerate Computing Latency Processor + Throughput processor



Low Latency or High Throuahout?



CPU

- Optimized for lowlatency access to cached data sets
- Control logic for out-oforder and speculative execution



DRAM

GPU

- Optimized for data-parallel, throughput computation
- Architecture tolerant of memory latency
- More transistors dedicated to computation





Processing Flow



- 1. Copy input data from CPU memory to GPU memory
- 2. Load GPU program and execute, caching data on chip for performance
- 3. Copy results from GPU memory to CPU memory



TESLA : SC3 Choice in GPUs

Fermi (GUANE-1)



Instruction Cache											
icheduler		Sche									
Disp	atch	Disp	atch								
Register File											
Cor e	Cor	Cor	Cor								
Cor e	Cor	Cor	Cor								
Cor e	Cor e	Cor e	Cor e								
Cor e	Cor e	Cor e	Cor								
Cor e	Cor e	Cor e	Cor e								
Cor e	Cor	Cor	Cor e								
Cor e	Cor e	Cor e	Cor e								
Cor e	Cor e	Cor e	Cor	I							
Lo	ad/Sta	ore Uni	ts x 16	I							
Spe	ecial F	unc U	nits x 4								
Interconnect Network											
64K Configurable Cache/Shared Mem											



Kepler (GUANE-2)

						Ins	structi	on Cac	he						
۷	Varp So	chedul	er	Warp Scheduler				Warp Scheduler				Warp Scheduler			
Dispatch Unit Dispatch Unit			Dispatch Unit Dispatch Unit			Dispatch Unit Dispatch Unit			Dispatch Unit Dispatch U						
	L		-	,						143	-	-		-	•
					R	egistei	r File (i	5,536	x 32-0	ιτ)					
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	\$
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	\$
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	s
Core	Core	Core	Core	Core	Core	LDIST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	8
Core	Core	Core	Core	Core	Core	LD/ST	SELL	Core	Core	Core	Core	Core	Core	LD/ST	
Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	
							Iniform	Cache							
		_			64 1	KB Sha	red Me	mory /	L1 Cac	:he					



Ultrasound

Techniscan

Financial Simulation Oxford

Universidad

Jaime

Quantum Chemistry U of Illinois, **U** of Maryland

llyb an a

Gene

Sequencing

3 Ways to Accelerate Applications



3 Steps to CUDAaccelerated application

Step 1: Substitute library calls with equivalent CUDA library calls

saxpy (…) 🛛 🗖 cublasSaxpy (…)

• **Step 2:** Manage data locality

- with CUDA: cudaMalloc(), cudaMemcpy(), etc. - with CUBLAS: cublasAlloc(), cublasSetVector(), etc.

Step 3: Rebuild and link the CUDA-accelerated library nvcc myobj.o -1 cublas

Some GPU-accelerated Libraries



Explore the CUDA (Libraries) Ecosystem DEVELOPER

+ CUDA Tools and Ecosystem described in detail on NVIDIA Developer Zone:

developer.nvidia.co m/cuda-toolsecosystem



GPU-Accelerated Libraries

```
ZONE
```

DEVELOPER CENTERS TECHNOLOGIES TOOLS RESOURCES COMMUNITY

OLIICKLINKS

Program

Adding GPU-acceleration to your application can be as easy as simply calling a library function. Check out the extensive list of high performance GPU-accelerated libraries below. If you would like other libraries added to this list please contact us.



NVIDIA CUDA Fast Fourier Transform Library (cuFFT) provides a simple interface for computing FFTs up to 10x faster, without having to develop your own custom GPU FFT

MAGMA icsQ-or

A collection of next gen linear

algebra routines. Designed for

architectures. Supports current

heterogeneous GPU-based

LAPACK and BLAS standards.

CUSP

NVIDIA CLISP



NVIDIA CUDA BLAS Library (cuBLAS) is a GPU-accelerated version of the complete standard BLAS library that delivers 6x to 17x faster performance than the latest MKL BLAS.



CULA tools











The CUDA Random Number Generation library performs high quality GPU-accelerated random number generation (RNG) over 8x



Thrust







A powerful, open source library of parallel algorithms and data structures. Perform GPU-accelerated rt scan transform and red

Registered Developers Website NVDeveloper (old site) CLIDA Newsletter CUDA Downloads

The NVIDIA Registered Develope

CUDA GPUs Get Started - Parallel Computing CUDA Spotlights

CUDA Tools & Ecosystem

FEATURED ARTICLES

LATEST NEWS

OpenACC



Next

OpenACC Compiler

Introducing NVIDIA

Nsight Visual Studio

Edition 2.2, With

CUDA Spotlight: Lorena Barba, Boston University

CUDA Spotlight:

For \$199













NVIDIA Performance Primitives is a GPU accelerated library with a very large collection of 1000's of image

IMSL Fortran Numerical Library Developed by RogueWave, a

comprehensive set of mathematical

and statistical functions that offloads

work to GPUs.

ArravFire

NVIDIA CUDA Math Library

functions, providing high

An industry proven, highly accurate

collection of standard mathematical

NVIDIA cuSPARSI

NVIDIA CUDA Sparse (cuSPARSE) Matric library provides a collection of









3 in House Examples

Microscopy Using EDF



N-Bodies Based in Montecarlo



linfluenza MetaGenomics



5x in 5 Hours 12x in 1 Hour 125x in 2 Hours

3 Technical Developments

OCUDA 6.0 Performance Evaluation > Memory Allocation NVIDIA TESLA K40 Performance Evaluation > Application Assembly and Portability • NVIDIA TESLAK20x + OMMPs

 Application Assembly and Dynamic Job Scheduling

3 Application Examples

• GROMACS + Flow VR

- Visualisation Assembly addressed to Multi-GPU Execution (In Consortium with INRIA Rhône Alpes, France)
- Seismic (Inverse and Elastic) Methods for Oil and Gas Prospective
 - > GPU and Multi-GPU Codes (In Consortium with ICP-Ecopetrol and Barcelona Supercomputing Center(BSC_CNS))
- VisioPlatform for Astronomy and Astrophysics
 - Based in Stallion (In Consortium with Texas Advanced Computing Center, USA)

New Challenges

- Gas Pipelines Simulation
- Water Simulations
- Falls of Cosmic Ray
- Seismic Solvers to Oil and Gas Needs (in Consortium with BSC)

More Programming Languages



C#.NET GPU.NET tidepowerd

Numerical Analytics



Get Started Today

These languages are supported on all CUDA-capable GPUs. You might already have a CUDA-capable GPU in your laptop or desktop PC!

CUDA C/C++ http://developer.nvidia.com/cuda-toolkit

Thrust C++ Template Library http://developer.nvidia.com/thrust

CUDA Fortran http://developer.nvidia.com/cuda-toolkit

PyCUDA (Python) http://mathema.tician.de/software/pycuda GPU.NET http://tidepowerd.com

MATLAB http://www.mathworks.com/discovery/ matlab-gpu.html

Mathematica http://www.wolfram.com/mathematica/new -in-8/cuda-and-opencl-support/



```
saxpy(N, 2.0, x, y);
```

cudaMemcpy(y, d_y, N, cudaMemcpyDeviceToHost);

http://developer.nvidia.com/cuda-toolkit

Thrust C++ Template Library

. . .

Serial C++ Code with STL and Boost

int N = 1<<20; std::vector<float> x(N), y(N);

// Perform SAXPY on 1M elements
std::transform(x.begin(),
x.end(),

y.begin(),

y.end(),

<u>А</u>

. . .

2.0f * _1 + _2);

www.boost.org/libs/lambda

Parallel C++ Code

int N = 1<<20; thrust::host_vector<float> x(N), y(N);

thrust::device_vector<float> d_x = x; thrust::device_vector<float> d_y = y;

// Perform SAXPY on 1M elements
thrust::transform(d_x.begin(),
d_x.end(),

d_y.begin(),

d_y.begin(), 2.0f * _1 + _2); http://thrust.github.com



CUDA Fortran Parallel Fortran

Standard Fortran

```
module mymodule contains
subroutine saxpy(n, a, x, y)
real :: x(:), y(:), a
integer :: n, i
do i=1,n
y(i) = a*x(i)+y(i)
enddo
end subroutine saxpy
end module mymodule
```

program main
 use mymodule
 real :: x(2**20), y(2**20)
 x = 1.0, y = 2.0

! Perform SAXPY on 1M elements
call saxpy(2**20, 2.0, x, y)

end program main

module mymodule contains
 attributes(global) subroutine saxpy(n, a, x, y)
 real :: x(:), y(:), a
 integer :: n, i
 attributes(value) :: a, n
 i = threadIdx%x+(blockIdx%x-1)*blockDim%x
 if (i<=n) y(i) = a*x(i)+y(i)
 end subroutine saxpy
end module mymodule</pre>

program main
 use cudafor; use mymodule
 real, device :: x_d(2**20), y_d(2**20)
 x_d = 1.0, y_d = 2.0

! Perform SAXPY on 1M elements
call saxpy<<<4096,256>>>(2**20, 2.0, x_d, y_d)

end program main

http://developer.nvidia.com/cuda-fortran



Standard Python

Copperhead: Parallel Python

from copperhead import * import numpy as np

Python



```
@cu
def saxpy(a, x, y):
    return [a * xi + yi
    for xi, yi in zip(x, y)]
```

```
x = np.arange(2**20, dtype=np.float32)
y = np.arange(2**20, dtype=np.float32)
```

```
with places.gpu0:
   gpu_result = saxpy(2.0, x, y)
```

```
with places.openmp:
    cpu_result = saxpy(2.0, x, y)
```

http://copperhead.github.com

import numpy as np

def saxpy(a, x, y):
 return [a * xi + yi
 for xi, yi in zip(x, y)]

x = np.arange(2**20, dtype=np.float32) y = np.arange(2**20, dtype=np.float32)

```
cpu_result = saxpy(2.0, x, y)
```

http://numpy.scipy.org

Anatomy of a CUDA Application

- Serial code executes in a Host (CPU) thread
- Parallel code executes in many Device (GPU) threads across multiple processing elements



CUDA Kernels

- Parallel portion of application: execute as a kernel
 - > Entire GPU executes kernel, many threads



CUDA Kernels: Parallel Threads

- A kernel is a function executed on the GPU as an array of threads in parallel
- All threads execute the same code, can take different paths
- Each thread has an ID
 - > Select input/output data
 - Control decisions



CUDA Kernels: Subdivide into Blocks



Threads are grouped into blocks

CUDA Kernels: Subdivide into



Threads are grouped into blocks
Blocks are grouped into a grid

CUDA Kernels: Subdivide into



Threads are grouped into blocks
Blocks are grouped into a grid
A kernel is executed as a grid of blocks of threads



Threads are grouped into blocks
Blocks are grouped into a grid
A kernel is executed as a grid of blocks of threads

Kernel Execution



- Each thread is executed by a core
- Each block is executed by one SM and does not migrate
- Several concurrent blocks can reside on one SM depending on the blocks' memory requirements and the
- Each Kernel Is resources executed on one device
- Multiple kernels can execute on a device at one time

Thread blocks allow cooperation

• Threads may need to cooperate:

- Cooperatively load/store blocks of memory that they all use
- Share results with each other or cooperate to produce a single result
- > Synchronize with each other

Thread blocks allow scalability

- Blocks can execute in any order, concurrently or sequentially
- This independence between blocks gives scalability:
 - > A kernel scales across any number of SMs



Memory hierarchy

• Thread:

- > Registers
- > Local memory
- Block of threads:
 - > Shared memory
- All blocks:
 - > Global memory



Global

Dynamic Parallelism





Dynamic Work Generation

Coarse grid

Fine grid

Dynamic grid





Target performance where accuracy is required

Higher Performance Lower Accuracy Lower Performance Higher Accuracy

Supported on GK110 GPUs

What is Dynamic Parallelism?

The ability to launch new kernels from the GPU

- > Dynamically based on run-time data
- Simultaneously from multiple threads at once
- > Independently each thread can launch a different grid



Fermi: Only CPU can generate GPU work

Kepler: GPU can generate work for itself

Familiar Programming Model



Simpler Code: LU Example

LU decomposition (Fermi)



LU decomposition (Kepler)



Program Model Interests



Algorithms

- Exploring OMMPs (with BSC)
- OpenACC (With Cray, NVIDIA)
- FlowVR (With INRIA Rhône Alpes)

Interesting Web References

• NVIDIA DEVELOPMENT SITE

- http://developer.nvidia.com/page/home.html
- NVIDIA CUDA ZONE
 - <u>http://www.nvidia.com/object/</u> <u>cuda_home_new.html</u>

Compiling a CUDATM code

- O Using nvcc[™] compilator
 - > Visit this site and run the examples:
 - <u>http://developer.nvidia.com/object/</u> <u>cuda_3_1_downloads.html</u>
- Typical compiling nvcc mycudacode.cu
- Specific compilation nvcc – (args) mycudacude.cu – (extensions)

Final Notes

• CUDA is good

- > Parallel Massive Programs
- > Low Bandwidth and Fine granularity Programs
- > Scale Programs
- Efficient Load Balancing
 - > Multi-GPU Processing
 - > Exploit Massive Concurrent Features

Thanks - Questions?

http://sc3.uis.edu.co